

Introduction to AX520CD

AX520CD is a digital SoC designed specifically for HD IPC. This powerful chip supports dual-channel HD CMOS sensor inputs, providing superior image processing capabilities through advanced ISP and video pre-processing technologies. With a maximum encoding capacity of 3072×1728@30fps + D1@30fps, AX520CD ensures high-quality multi-stream output.

At its core, AX520CD features an integrated CPU and a light CNN hardware acceleration unit. It enables a wide range of AI-based analysis applications, including human detection, vehicle detection, and facial recognition, making it ideal for comprehensive security solutions. AX520CD also comes equipped with a variety of integrated modules such as POR, RTC, audio codec, USB 2.0 OTG, and EPHY. Additionally, it includes 128MB of embedded DRAM, and supports commonly used peripheral interfaces like I2C, SPI, SDIO, and UART. It also offers the capability to output standard peripheral operating clocks, and supports fast boot and AOV.

Processor IS • ARM Cortex-A7 @ 1Ghz, 32KB I-Cache, 32KB D-Cache Integrated FPU. Supports NEON acceleration. Video Encoding • Real-time multi-stream H.265/H.264 encoding capability: Up to (3072 ×	 Supports static & dynamic bad pixel correction and black level correction Supports 2D and 3D noise reduction
Integrated FPU. Supports NEON acceleration. Video Encoding	correction
Video Encoding	
	Supports 2D and 3D noise reduction
 Real-time multi-stream H.265/H.264 encoding capability: Up to (3072 × 	
	 Supports digital gain control, lens shading correction, and strong light
1728 + 720 × 576)@30 fps	suppression
• Encoding frame rate of 1 to 60 fps. Supports CBR/VBR bitrate control.	Supports 3A statistics
Supports ROI encoding	Supports LWDR and 2-frame true WDR synthesis
Supports smart encoding	Supports GIC, color correction, and GAMMA correction
JPEG Encoding	Supports edge enhancement, defogging, and digital light supplement
• Supports JPEG Baseline encoding: Snapping up to 3072 × 1728@30 fps V	/ideo Interface
Audio Encoding	Supports 1 × 4 or 2 × 2 lane MIPI interface and parallel interface input
 Supports audio codec of G711, G726, and AAC 	• Supports 10/12 Bit Bayer format MIPI0
Video and Image Processing A	Audio Interface SDIO SDIO SDIO SDIO
 Supports frame rate control of 1 to 60 fps 	• Built-in audio codec. Supports up to 16-bit, 48kHz sampling.
 Supports image cropping and scaling from 1/16x to 16x 	Supports I2S interface for external audio codec
Supports OSD and BMP graphic overlay	Built-in 10/100M Ethernet PHY
Supports image rotation and flipping (mirroring)	Packaging
	• 9 mm × 9 mm and QFN92



AX520CE vs. AX520CD

S	pecs	AX520CE	AX520CD
Compact System	CPU	A7@1 GHz Neon/FPU	A7@1 GHz Neon/FPU
	DRAM	DDR2 64 MB	DDR3 128 MB
	Flash	SPI-Nor/Nand Flash, eMMC	SPI-Nor/Nand Flash, eMMC
Intelligent Analysis	MAC Computing Capability	0.5Tops	0.5Tops
Video IN	VI Interface	1 × 4/2 × 2lane MIPI @1.5 Gbps Resolution up to 2880 × 1620	1 × 4/2 × 2lane MIPI @1.5 Gbps Resolution up to 3072 × 1728
Network	Net Interface	10/100M Ethernet PHY	10/100M Ethernet PHY
Peripheral Interfaces	Peripheral Interfaces	USB2(H/D), SDIO, SPI, I2C, UART, GPIO, ADC, and PWM	USB2(H/D), SDIO, SPI, I2C, UART, GPIO, ADC, and PWM
VENC	H265/H264	Supports up to (2880 × 1620 + D1)@30 fps	Supports up to (3072 × 1728 + D1)@30 fps
Other Modules	Packaging	9 mm × 9 mm and QFN92	9 mm × 9 mm and QFN92